

● PRINTER RUSH ●

(PTO ASSISTANCE)

Application : <u>10719005</u>	Examiner : <u>Do</u>	GAU : <u>2825</u>
From: <u>MB</u>	Location: <u>IDC</u> FMF FDC	Date: <u>11/30/05</u>
Tracking #: <u>epm 10719005</u>		Week Date: <u>10/24/05</u>

DOC CODE	DOC DATE	MISCELLANEOUS
<input type="checkbox"/> 1449	_____	<input type="checkbox"/> Continuing Data
<input type="checkbox"/> IDS	_____	<input type="checkbox"/> Foreign Priority
<input type="checkbox"/> CLM	_____	<input type="checkbox"/> Document Legibility
<input type="checkbox"/> IIFW	_____	<input type="checkbox"/> Fees
<input type="checkbox"/> SRFW	_____	<input type="checkbox"/> Other
<input type="checkbox"/> DRW	_____	
<input type="checkbox"/> OATH	_____	
<input type="checkbox"/> 312	_____	
<input checked="" type="checkbox"/> SPEC	<u>12/13/04</u>	

[RUSH] MESSAGE: _____

Last line on page 1 of specs is cut-off.

Please advise/provide replacement page. (Is there any other line missing on this page. please verify).

Thank you

[XRUSH] RESPONSE: _____

Done

INITIALS: Do

NOTE: This form will be included as part of the official USPTO record, with the Response document coded as XRUSH.
REV 10/04



2002P01894

Description

Method and apparatus for the arrangement of contact-making elements of components of an integrated circuit, computer-readable storage medium and program element

The invention relates to a method and an apparatus for the arrangement of contact-making elements of components of an integrated circuit, a computer-readable storage medium and a program element.

Further advancing miniaturization in silicon microelectronics is also accompanied by an increase in the requirements made of lithography methods used in this context.

The task of a lithography method is to produce a multiplicity of resist structures on a silicon wafer in dimensionally true, positionally correct and defect-free fashion. Criteria for the performance of a lithography method are the minimum feature size that can be achieved, the line width variation, the positional error variation and also the defect density. The minimum structural dimension that can be achieved ("critical dimension", CD), in particular, is essential with regard to a high integration density desired.

A lithography mask is used, inter alia, for making electrical contact with an arrangement of processed integrated components of a silicon chip. For this purpose, a component with which contact is to be made is electrically coupled to an electrically conductive contact-making element, the contact-making element often having a square cross section. As the structural dimension of an integrated circuit is reduced, the side length of the contact-making element is also scaled to ever smaller dimensions, a reduction of a side length

~~of a square contact-making element being incorporated~~
of a square contact-making element being incorporated